



Effects on TID Testing of Antifuse - Based New Instrumentation, Patterns and Their **FPGAs**

Igor Kleyner Orbital Sciences Corp. Rich Katz NASA Goddard Space Flight Center

JJ Wang Actel Corp.







Overview


- Traditional TID effects testing of antifuse-based FPGA devices
 - Modified test instrumentation and Device Under Test (DUT) programming patterns
- TID-induced damage in antifuse-based FPGA devices as a function of the state of bias of device's internal nodes
 - Propagation delay TID-induced variations in antifuse-based FPGA
- Conclusions and lessons learned








GSFC Automated FPGA TID Test System







SFC OUD OUTPUTS OUD national circuit;



Additional combinational and sequential logic not involved in Large (occupying most of the DUT) combinational circuit; controlled by the output of a single ("Master") Flip-Flop. in situ test is not shown







Previously Used FPGA TID Experiment Technique

- DUT is irradiated in a certain "nominal" bias state for each of its internal nodes determined by the output of Master Flip-Flop
- Basic in situ functional test sequence is executed automatically every
- Master flip-flop is toggled to invert the state of DUT's internal nodes and recording output voltages to verify inverted state
- upon completion device is returned to its nominal state by clocking master flip-flop again
- Bias currents are monitored and recorded during irradiation process while device is in nominal state







Modification of FPGA TID Experiment Technique

Significant variation in leakage current as a function of logical state of the DUT's internal nodes observed for some devices of 54SX family during post-irradiation parametric testing

both nominal and inverted state for each execution of in situ functional In situ functional test expanded to include bias current recording for











Traditional I_{CC} TID chart - only nominal state measurements are recorded








and Modified Approach - both Nominal and Inverted State Bias Currents are Recorded



Significant (approximately twice) higher TID-induced ${
m I}_{
m CC}$ inverted state as compared to nominal state of the device leakage current for a device from 54SX32 family in








No significant variation in Inverted and Nominal state TIDinduced ICC leakage for a device from A14100A family










No significant variation in inverted and nominal state TIDinduced I_{CC} leakage for a device from A1280A family










induced I_{CCA} leakage current for two devices from 54SX32S family Significantly (approximately order of magnitude) higher TIDin inverted state as compared to nominal state of a device










induced $I_{\rm CCI}$ leakage current for two devices from 54SX32S family in Significantly (approximately order of magnitude) higher TID-Inverted state as compared to Nominal state of a device









- BUF1 string of 50 inverting buffers
- BUF2 string of 500 inverting buffers
- BUF3 string of 500 non-inverting buffers
- BUF4 string of 500 non-inverting buffers





New TID In Situ Test Sequence



- During the irradiation the device is kept in a certain "nominal" state.
- Typical Nominal State Configuration ("State 0101"):
- Output 1 = High; Output 2 = Low; Output 3 = High; Output 4 = Low
- hour with the automated sequencing taking approximately 20 The controller is cycled through all sixteen states once each seconds
- The 4 strings of the DUT are put through through all possible combinations of biases.
- Ice leakage is measured and recorded for all 16 combinations of biases








$I_{\rm CC}$ as a Function of TID and State of DUT for





All three "long" strings are in Nominal state

One "long" string is in Inverted state

0.250


0.200

(A) col

0.150

00f.0

Two "long" string are in Inverted state All three "long" string are in Inverted state




000.0

050.0





Ice of an Irradiated DUT as a Function of and State of DUT for "4-Strings" Pattern



Changing the bias of each string to the opposite of the nominal state caused an increase in the leakage current of the DUT in the amount proportionate to the number of nodes changing bias. Placing the device in the state with all strings biased inversely to approximately equal to the sum of current increases produced their nominal states resulted in the additional leakage current by individual string "flipping".

high or low) state produces almost identical effect of leakage The actual value of the "nominal" bias for the device nodes is not a significant factor affecting variations in bias current leakage; placing a node of a device in its inverted (whether logic current increase








I_{CC} as a function of TID and State of DUT for "4-Strings" Pattern






A "4-Strings" DUT from A14100A family: radiation-induced $I_{\rm CCA}$ leakage does not depend on the state of internal nodes of the DUT





Modification of 4-Strings Pattern for A1280A





- BUF1, BUF2, BUF3, BUF4 strings of 400 non-inverting buffers
- BUF1 and BUF2- implemented by manually placing macros in C-modules
- BUF3 and BUF4 utilize front-ends of S-modules with flip-flops bypassed





I_{CC} as a Function of TID and State of DUT for








are in logic "low" state Both S-module strings



in logic "high", another in logic "low" state One S-module string is



are in logic"high" state Both S-module strings









$I_{\rm CC}$ as a Function of TID and State of DUT for Modified "4-Strings" A1280A Pattern



- Changing the bias state for C-module-implemented strings did not produce any significant variations on the device's leakage current throughout the test.
 - For the strings utilizing S-modules though, biasing a string to logic "high" level produced significant increase in leakage current in comparison with logic "low" bias of that string.
- in nominal "high"; in both cases higher leakage currents were one was irradiated in nominal "low" bias state and the other one Of the two strings using S-modules for logic implementation observed when strings were biased to logic "high" level.
- Placing both S-module strings in logic "high" state lead to the additional leakage current equal approximately the sum of the amounts produced by each string separately.





- Propagation delay identified as a parameter potentially susceptible to TID-induced damage for devices of 54SX32S family
- In situ functional/parametric test sequence modified in order to study the effect
- propagation delay measurement during each execution of in situ digitizing oscilloscope is is utilized to perform automated
- measurements recorded throughout the test along with regularly monitored parameters (e.g. bias currents, output voltages, etc)
- DUTs utilize traditional TID programming pattern










TID-induced Variations of Propagation Delay





Propagation delays are increasing significantly with accumulated TID, reaching 10% increase over original values in the 50 to 70 krad (Si) range for these two 54SX32S devices

